WARP-V: WARP-V is an open-source CPU core generator written in TL-Verilog with support for RISC-V and MIPS I.

Clone this repo:

Branches

  1. 48a7b14 final gds oasis by Jeff DiCorpo · 1 year, 7 months ago main
  2. ab4419d Update user_defines.v by Ali Imran · 1 year, 8 months ago
  3. d4fb3af Updated Files by Ali Imran · 1 year, 8 months ago
  4. f1113c5 Updated Files by Ali Imran · 1 year, 8 months ago
  5. 78d60ae Update user_project_ci.yml by Ali Imran · 1 year, 10 months ago

WARP-V

WARP-V is an open-source CPU core generator written in TL-Verilog with support for RISC-V and MIPS I. It is a demonstration and exploration vehicle for the flexibility that is possible using the emerging “transaction-level design” methodology. It can implement a single-stage, low-power microcontroller or a mid-range 7-stage CPU. Even the instruction-set architectures (ISAs) is configurable. WARP-V is an evolving library of CPU components as well as various compositions of them. It is driven by a community interested in transforming the silicon industry through open-source hardware and revolutionary design methodology.