commit	10bd1cc27766114dfc8c06d8c6bd0782964dcc96	[log] [tgz]
author	Jeff DiCorpo <jeffdi@efabless.com>	Fri Nov 18 20:05:14 2022 -0800
committer	Jeff DiCorpo <jeffdi@efabless.com>	Fri Nov 18 20:05:14 2022 -0800
tree	f63a339661e1128a664c483ab0776fc8c032766c
parent	e324def62fd63d270cdb9f92385839885d9706ae [diff]

final gds oasis

mpw_precheck/logs/gds.info[Added - diff]
mpw_precheck/logs/git.info[Added - diff]
mpw_precheck/logs/klayout_beol_check.log[Added - diff]
mpw_precheck/logs/klayout_beol_check.total[Added - diff]
mpw_precheck/logs/klayout_feol_check.log[Added - diff]
mpw_precheck/logs/klayout_feol_check.total[Added - diff]
mpw_precheck/logs/klayout_met_min_ca_density_check.log[Added - diff]
mpw_precheck/logs/klayout_met_min_ca_density_check.total[Added - diff]
mpw_precheck/logs/klayout_offgrid_check.log[Added - diff]
mpw_precheck/logs/klayout_offgrid_check.total[Added - diff]
mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.log[Added - diff]
mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.total[Added - diff]
mpw_precheck/logs/klayout_zeroarea_check.log[Added - diff]
mpw_precheck/logs/klayout_zeroarea_check.total[Added - diff]
mpw_precheck/logs/magic_drc_check.log[Added - diff]
mpw_precheck/logs/magic_drc_check.total[Added - diff]
mpw_precheck/logs/pdks.info[Added - diff]
mpw_precheck/logs/precheck.log[Added - diff]
mpw_precheck/logs/spdx_compliance_report.log[Added - diff]
mpw_precheck/logs/tools.info[Added - diff]
mpw_precheck/logs/xor_check.log[Added - diff]
mpw_precheck/logs/xor_check.total[Added - diff]
mpw_precheck/outputs/reports/klayout_beol_check.xml[Added - diff]
mpw_precheck/outputs/reports/klayout_feol_check.xml[Added - diff]
mpw_precheck/outputs/reports/klayout_met_min_ca_density_check.xml[Added - diff]
mpw_precheck/outputs/reports/klayout_offgrid_check.xml[Added - diff]
mpw_precheck/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml[Added - diff]
mpw_precheck/outputs/reports/klayout_zeroarea_check.xml[Added - diff]
mpw_precheck/outputs/reports/magic_drc_check.drc.report[Added - diff]
mpw_precheck/outputs/reports/magic_drc_check.rdb[Added - diff]
mpw_precheck/outputs/reports/magic_drc_check.tcl[Added - diff]
mpw_precheck/outputs/reports/magic_drc_check.tr[Added - diff]
mpw_precheck/outputs/reports/magic_drc_check.xml[Added - diff]
mpw_precheck/outputs/user_analog_project_wrapper.magic.drc.mag[Added - diff]
mpw_precheck/outputs/user_analog_project_wrapper.xor.gds[Added - diff]
mpw_precheck/outputs/user_analog_project_wrapper_empty_erased.gds[Added - diff]
mpw_precheck/outputs/user_analog_project_wrapper_erased.gds[Added - diff]
mpw_precheck/outputs/user_analog_project_wrapper_no_zero_areas.gds[Added - diff]
signoff/.gitignore[Added - diff]
signoff/assigned_slot[Added - diff]
signoff/caravel_layout.png[Added - diff]
tapeout/logs/compose.log[Added - diff]
tapeout/logs/fill_final.log[Added - diff]
tapeout/logs/fill_initial.log[Added - diff]
tapeout/logs/fill_intermediate.log[Added - diff]
tapeout/logs/gds.info[Added - diff]
tapeout/logs/gen_gpio_defaults.log[Added - diff]
tapeout/logs/git.info[Added - diff]
tapeout/logs/git_clone.log[Added - diff]
tapeout/logs/klayout_beol.log[Added - diff]
tapeout/logs/klayout_feol.log[Added - diff]
tapeout/logs/klayout_fom_density.log[Added - diff]
tapeout/logs/klayout_gds2oas.log[Added - diff]
tapeout/logs/klayout_met_density.log[Added - diff]
tapeout/logs/klayout_missing_cells.log[Added - diff]
tapeout/logs/klayout_zero_area.log[Added - diff]
tapeout/logs/oasis.info[Added - diff]
tapeout/logs/pdks.info[Added - diff]
tapeout/logs/set_user_id.log[Added - diff]
tapeout/logs/ship_truck.log[Added - diff]
tapeout/logs/tools.info[Added - diff]
tapeout/logs/uncompress.log[Added - diff]
tapeout/outputs/gds/caravel_000690e1.gds.gz.00.split[Added - diff]
tapeout/outputs/gds/caravel_000690e1.gds.gz.01.split[Added - diff]
tapeout/outputs/gds/caravel_000690e1.gds.gz.02.split[Added - diff]
tapeout/outputs/gds/caravel_000690e1.gds.gz.03.split[Added - diff]
tapeout/outputs/gds/caravel_000690e1.gds.gz.04.split[Added - diff]
tapeout/outputs/klayout_beol_report.xml[Added - diff]
tapeout/outputs/klayout_beol_report.xml.summary[Added - diff]
tapeout/outputs/klayout_feol_report.xml[Added - diff]
tapeout/outputs/klayout_feol_report.xml.summary[Added - diff]
tapeout/outputs/klayout_fom_density_report.xml[Added - diff]
tapeout/outputs/klayout_fom_density_report.xml.summary[Added - diff]
tapeout/outputs/klayout_met_density_report.xml[Added - diff]
tapeout/outputs/klayout_met_density_report.xml.summary[Added - diff]
tapeout/outputs/mag/.magicrc[Added - diff]
tapeout/outputs/mag/caravan.mag[Added - diff]
tapeout/outputs/mag/gpio_defaults_block_0403.mag[Added - diff]
tapeout/outputs/mag/gpio_defaults_block_0801.mag[Added - diff]
tapeout/outputs/mag/gpio_defaults_block_1803.mag[Added - diff]
tapeout/outputs/mag/user_id_prog_zero.mag[Added - diff]
tapeout/outputs/mag/user_id_programming.mag[Added - diff]
tapeout/outputs/mag/user_id_textblock.mag[Added - diff]
tapeout/outputs/oas/caravel_000690e1.oas[Added - diff]
tapeout/outputs/verilog/gl/caravan.v[Added - diff]
tapeout/outputs/verilog/gl/gpio_defaults_block_0403.v[Added - diff]
tapeout/outputs/verilog/gl/gpio_defaults_block_0801.v[Added - diff]
tapeout/outputs/verilog/gl/gpio_defaults_block_1803.v[Added - diff]
tapeout/outputs/verilog/gl/user_id_programming.v[Added - diff]
tapeout/outputs/verilog/rtl/caravel.v[Added - diff]

90 files changed

tree: f63a339661e1128a664c483ab0776fc8c032766c

README.md

10 bit SAR-ADC + Analog Circuits

This submission features:

10b SAR-ADC on powered from external supply.
10b SAR-ADC powered from internal regulators.
Bandgap reference.
Testbuffer with multiplexer input.
Clock generator
2 linear regulators, 1.2V and 1.5V.
Bias current/voltage generator.

Included are:

Hierachical GDS of the whole layout with all individual blocks.
Schematics for all parts of the layout.
Testbenches for all the individual blocks.
Simulation corners setups for process corner simulations.

Schematics

Simply source cadrc in the xschem folder and execute xschem afterwards to get an full overview.

Top Schematic

Layout

Top-level layout