PLL-based...: Time-based capacitive sensor interface using highly-digital custom building blocks.

Clone this repo:


  1. f2d1206 final gds oasis by Jeff DiCorpo · 2 years, 3 months ago main
  2. 0f7c70a MPW5, buff1n2 by Jorge Marin · 2 years, 4 months ago
  3. b7e6a21 MPW5, little buffer + netlist by Jorge Marin · 2 years, 4 months ago
  4. 435020e MPW5, little buffer by Jorge Marin · 2 years, 4 months ago
  5. e441a7e MPW5, bigger polygons 2 by Jorge Marin · 2 years, 4 months ago

Caravel Analog User

License CI Caravan Build


This project involves the design of a capacitive sensor-to-digital converter using time-based circuit techniques. It uses basic digitally-oriented building blocks (two oscillators, a D-flipflop and a feedback loop including a capacitive element and a switch) to convert input capacitive values into digital single bit traces in the time domain. The basic block diagram can be seen below:


The architecture has been tested for a DC sweep of input capacitive values. Example output trace values for different capacitance inputs are shown below:


The characteristic plot for an average window of 10us is seen below:


Refer to README for this sample project documentation.