verilog/rtl/user_project_wrapper.v

// SPDX-FileCopyrightText: 2020 Efabless Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// SPDX-License-Identifier: Apache-2.0

`default_nettype none
/*
 *-------------------------------------------------------------
 *
 * user_project_wrapper
 *
 * This wrapper enumerates all of the pins available to the
 * user for the user project.
 *
 * An example user project is provided in this wrapper.  The
 * example should be removed and replaced with the actual
 * user project.
 *
 *-------------------------------------------------------------
 */

module user_project_wrapper #(
    parameter BITS = 32
) (
`ifdef USE_POWER_PINS
    inout vdda1,	// User area 1 3.3V supply
    inout vdda2,	// User area 2 3.3V supply
    inout vssa1,	// User area 1 analog ground
    inout vssa2,	// User area 2 analog ground
    inout vccd1,	// User area 1 1.8V supply
    inout vccd2,	// User area 2 1.8v supply
    inout vssd1,	// User area 1 digital ground
    inout vssd2,	// User area 2 digital ground
`endif

    // Wishbone Slave ports (WB MI A)
    input wb_clk_i,
    input wb_rst_i,
    input wbs_stb_i,
    input wbs_cyc_i,
    input wbs_we_i,
    input [3:0] wbs_sel_i,
    input [31:0] wbs_dat_i,
    input [31:0] wbs_adr_i,
    output wbs_ack_o,
    output [31:0] wbs_dat_o,

    // Logic Analyzer Signals
    input  [127:0] la_data_in,
    output [127:0] la_data_out,
    input  [127:0] la_oenb,

    // IOs
    input  [`MPRJ_IO_PADS-1:0] io_in,
    output [`MPRJ_IO_PADS-1:0] io_out,
    output [`MPRJ_IO_PADS-1:0] io_oeb,

    // Analog (direct connection to GPIO pad---use with caution)
    // Note that analog I/O is not available on the 7 lowest-numbered
    // GPIO pads, and so the analog_io indexing is offset from the
    // GPIO indexing by 7 (also upper 2 GPIOs do not have analog_io).
    inout [`MPRJ_IO_PADS-10:0] analog_io,

    // Independent clock (on independent integer divider)
    input   user_clock2,

    // User maskable interrupt signals
    output [2:0] user_irq
);

/*--------------------------------------*/
/* User project is instantiated  here   */
/*--------------------------------------*/
wire clk;
wire csb1, csb0, web0, web2, csb2, csb3;
wire [31:0] dout1, dout0, din0, dout2, dout3;


user_proj_example mprj (
`ifdef USE_POWER_PINS
	.vccd1(vccd1),	// User area 1 1.8V power
	.vssd1(vssd1),	// User area 1 digital ground
`endif

    .wb_clk_i(wb_clk_i),
    .wb_rst_i(wb_rst_i),

    // MGMT SoC Wishbone Slave

    .wbs_cyc_i(wbs_cyc_i),
    .wbs_stb_i(wbs_stb_i),
    .wbs_we_i(wbs_we_i),
    .wbs_sel_i(wbs_sel_i),
    .wbs_adr_i(wbs_adr_i),
    .wbs_dat_i(wbs_dat_i),
    .wbs_ack_o(wbs_ack_o),
    .wbs_dat_o(wbs_dat_o),

    // Logic Analyzer

    .la_data_in(la_data_in),
    .la_data_out(la_data_out),
    .la_oenb (la_oenb),

    // IO Pads

    .io_in (io_in),
    .io_out(io_out),
    .io_oeb(io_oeb),

    // IRQ
    .irq(user_irq),

    //SRAM_GLOBAL IF
    //.clk(clk),
    .csb0(csb0),
    .csb1(csb1),
    // .csb2(csb2),
    // .csb3(csb3),
    .web0(web0),
    // .web2(web2),
    //.wmask0(wmask0),
    .din0(din0),
    .dout0(dout0),//SRAM0_Port 0
    .dout1(dout1) //SRAM0_Port 1
    // .dout2(dout2), //SRAM1_Port 0
    // .dout3(dout3) //SRAM1_Port 1
);

sky130_sram_1kbyte_1rw1r_32x256_8 SRAM0 (
    `ifdef USE_POWER_PINS
    .vccd1 (vccd1         ), // User area 1 1.8V supply
    .vssd1 (vssd1         ), // User area 1 digital ground
    `endif
    .clk0  (wb_clk_i      ),
    .csb0  (csb0          ),
    .web0  (web0          ),
    .wmask0(wbs_sel_i     ),
    .addr0 (wbs_adr_i[9:2]),
    .din0  (din0          ),
    .dout0 (dout0         ),
    .clk1  (wb_clk_i      ),
    .csb1  (csb1          ),
    .addr1 (wbs_adr_i[9:2]),
    .dout1 (dout1         )
);

// sky130_sram_2kbyte_1rw1r_32x512_8 SRAM1 (
//     `ifdef USE_POWER_PINS
//     .vccd1 (vccd1          ), // User area 1 1.8V supply
//     .vssd1 (vssd1          ), // User area 1 digital ground
//     `endif
//     .clk0  (wb_clk_i       ),
//     .csb0  (csb2           ),
//     .web0  (web2           ),
//     .wmask0(wbs_sel_i      ),
//     .addr0 (wbs_adr_i[10:2]),
//     .din0  (din0           ),
//     .dout0 (dout2          ),
//     .clk1  (wb_clk_i       ),
//     .csb1  (csb3           ),
//     .addr1 (wbs_adr_i[10:2]),
//     .dout1 (dout3          )
// );


endmodule	// user_project_wrapper

`default_nettype wire