First commit
361 files changed
tree: df207801963b4684f04d525cff09acb0b6a9e31b
  1. .github/
  2. caravel/
  3. def/
  4. docs/
  5. gds/
  6. lef/
  7. mag/
  8. maglef/
  9. openlane/
  10. signoff/
  11. spi/
  12. verilog/
  13. .gitignore
  14. .gitmodules
  16. Makefile


License UPRJ_CI Caravel Build

:exclamation: Important Note

Refer to README for this sample project documentation. This Project integrates various IP‘s like I2C, I2S, SPI ,QSPI, PWM, GPIO, UART, JTAG to the caravel SoC. The IP’s connect to the Caravel Wishbone Bus and use the User Adddessable space from address 0x3000_0000.