| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY | |
| /home/piotro/caravel_user_project/openlane/dcache,dcache,22_12_29_19_29,flow completed,1h48m54s0ms,0h32m43s0ms,43283.743842364536,2.03,21641.871921182268,25.47,8976.22,43933,0,0,0,0,0,0,0,-1,0,-1,-1,6512323,611113,0.0,-4.22,0.0,0.0,0.0,0.0,-865.46,0.0,0.0,0.0,4091508592.0,0.0,70.42,73.4,56.39,64.61,-1,12903,24465,181,11581,0,0,0,23763,60,32,16,143,999,32,0,10769,10787,10775,14,1012,28194,0,29206,1980359.3216000001,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,12.0,83.33333333333333,12,DELAY 4,10,50,1,153.6,153.18,0.26,0.3,sky130_fd_sc_hd,4 |