Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-018
/
1c6422e8faa0be65aa5d93f870611724e39c6c13
commit
1c6422e8faa0be65aa5d93f870611724e39c6c13
[
log
]
author
dineshannayya <dinesh.annayya@gmail.com>
Sat Dec 31 20:37:56 2022 +0530
committer
dineshannayya <dinesh.annayya@gmail.com>
Sat Dec 31 20:37:56 2022 +0530
tree
1c5da884c6b66b6bd2a1dfb7d33d9644a27d182c
parent
4e613c308f23ad92ff9b79c707a18dbfa00b9014
[
diff
]
precheck clean-up & mac timing constraints cleanup
gds/user_project_wrapper.gds.gz
[
diff
]
lef/user_project_wrapper.lef.gz
[
diff
]
openlane/mac_wrapper/base.sdc
[
diff
]
openlane/pinmux_top/config.tcl
[
diff
]
openlane/wb_host/config.tcl
[
diff
]
sdc/caravel.sdc
[
diff
]
sdc/mac_wrapper.sdc
[
diff
]
sdc/pinmux_top.sdc
[
diff
]
sdc/user_project_wrapper.sdc
[
diff
]
sdc/wb_host.sdc
[
diff
]
sta/scripts/caravel_timing.tcl
[
diff
]
sta/slew.cap.fanout.vio.rpt
[
diff
]
sta/sta.log
[
diff
]
sta/unconstraints.rpt
[
diff
]
verilog/gl/user_project_wrapper.v.gz
[
diff
]
verilog/rtl/bus_repeater.sv
[
diff
]
verilog/rtl/glbl/src/glbl_cfg.sv
[
diff
]
verilog/rtl/pinmux/src/pinmux_top.sv
[
diff
]
verilog/rtl/user_params.svh
[Added -
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
verilog/rtl/wb_host/src/wb_host.sv
[
diff
]
21 files changed
tree: 1c5da884c6b66b6bd2a1dfb7d33d9644a27d182c
gds/
lef/
openlane/
sdc/
sta/
verilog/
LICENSE
Makefile
README.md
README.md
riscduino_pxt1
Riscduino Peripheral Extension Chip Set-1
Reference
turbo8051
https://opencores.org/projects/turbo8051
Julien OURY MPW Project
https://github.com/JulienOury/ChristmasTreeController.git
opengfx430
https://github.com/olgirard/opengfx430
openMSP430
https://opencores.org/websvn/filedetails?repname=openmsp430&path=%2Fopenmsp430%2Ftrunk%2Fdoc%2FopenMSP430.pdf
slau049f
https://www.ti.com/lit/ug/slau049f/slau049f.pdf
LT24 Card
http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=68&No=892&PartNo=2#heading
