Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-008/slot-006/ef381df7a13b09115516b76d61af2f3ed9b05649/./verilog/rtl
tree: 08c246ccdf8bbbb1936e2b8b616f097c2433c22a
  1. fpga/
  2. usb_cdc
  3. verilog-uart
  4. 0001-usb_cdc-fix-make-targets.patch
  5. defines.v
  6. uprj_netlists.v
  7. usb2uart.v
  8. user_defines.v
  9. user_proj_example.v
  10. user_project_wrapper.v