)]}'
{
  "id": "08c246ccdf8bbbb1936e2b8b616f097c2433c22a",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "95cd1b8ea2ba46e66d5d01ff6671d726f4d6e4e7",
      "name": "0001-usb_cdc-fix-make-targets.patch"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "44a29a02e510eda6a9b95a4b9255eef403b5f05a",
      "name": "defines.v"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "55bbe6db11ef4dc9265700f1f56a87d93b06679f",
      "name": "fpga"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "e2dc64e608ab4e87b65ae5b0e5c58e8c8c472366",
      "name": "uprj_netlists.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "6acd066733b2b7b5cf786c8da4bc06b54736a3fb",
      "name": "usb2uart.v"
    },
    {
      "mode": 57344,
      "type": "commit",
      "id": "c20f51bb6256a9ee6b356e73a1bfcf03d6aafcde",
      "name": "usb_cdc"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "fe9bcbcda0b62836503e9ca4d5182a31b8849c22",
      "name": "user_defines.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "065fed0fd2c6c9aa1ccd8168147e8dea42f62162",
      "name": "user_proj_example.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "2bbb1e295a050bcb84a9e804f02bd504d3cae19b",
      "name": "user_project_wrapper.v"
    },
    {
      "mode": 57344,
      "type": "commit",
      "id": "b973f08697b03a17ce56b90783622c7b7a28fa2a",
      "name": "verilog-uart"
    }
  ]
}