Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-008 / slot-006 / 68c10dc9910b9e3d6af155846bcf72e665029101
commit68c10dc9910b9e3d6af155846bcf72e665029101[log] [tgz]
authorroman3017 <rbacik@hotmail.com>Mon Dec 19 22:56:18 2022 -0800
committerroman3017 <rbacik@hotmail.com>Mon Dec 19 22:56:18 2022 -0800
treec5b9cc6e1881ad154fbeaa42a20600f60b83cc7c
parentdfc4f24f530a6a09d7f40c45ba0d5b3cbed48b07 [diff]
update fpga test
 - usb->ttl looks ok
 - ttl->usb has some errors
 - timing is not met
 - max clk_pll is 44mhz but needs 48mhz
4 files changed
tree: c5b9cc6e1881ad154fbeaa42a20600f60b83cc7c
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. signoff/
  10. spi/
  11. verilog/
  12. .gitignore
  13. .gitmodules
  14. LICENSE
  15. Makefile
  16. README.md
README.md

MPW shuttle (WIP)

USB2TTL

mkdir -p dependencies
export OPENLANE_ROOT=$(pwd)/dependencies/openlane_src
export PDK_ROOT=$(pwd)/dependencies/pdks
export PDK=sky130A
make setup

make user_proj_example
klayout -l dependencies/pdks/gf180mcuC/libs.tech/klayout/tech/gf180mcu.lyp gds/user_proj_example.gds

make user_project_wrapper
klayout -l dependencies/pdks/gf180mcuC/libs.tech/klayout/tech/gf180mcu.lyp gds/user_project_wrapper.gds

make verify
#make extract-parasitics
make create-spef-mapping
#make caravel-sta
rm -rf ~/mpw_precheck/
make precheck
make run-precheck
#make compress

References

[QUICKSTART] (https://caravel-user-project.readthedocs.io/en/latest) for a QSG. README for a sample project documentation.