External input ctrl (#6) * Add end to end read out logic and testing Fix verilog inference errors Attempt to add state control Signed-off-by: ianboyanzhang Fix errors reported by yosys * Fix openlane layout config (#5)
MPW 7 Systolic Array submission