)]}'
{
  "commit": "ef9aa6c7157053a069be6c7b4a6c54b2042282f9",
  "tree": "95f67289299d839d7e54aefd5bd9fd07ec3d054f",
  "parents": [
    "b9b38f09fb86da62163158ba69f0ec01aa27032a"
  ],
  "author": {
    "name": "Ian Zhang",
    "email": "ianzhang1986@gmail.com",
    "time": "Sun Aug 28 09:05:13 2022 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sun Aug 28 09:05:13 2022 -0700"
  },
  "message": "External input ctrl (#6)\n\n* Add end to end read out logic and testing\r\n\r\nFix verilog inference errors\r\n\r\nAttempt to add state control\r\n\r\nSigned-off-by: ianboyanzhang\r\n\r\nFix errors reported by yosys\r\n\r\n* Fix openlane layout config (#5)",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "30772440538ea4b5fd574c6c197d7428eb38a502",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "02a024e5b193c15b585d59911ae7c4e63e0ab140",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "216cba61878809ab56ed31ebfd3c36fe7858d1fe",
      "old_mode": 33261,
      "old_path": "openlane/user_proj_example/config.tcl",
      "new_id": "55c2d7a98f3c8be1c1b87f37d2c0962a6846b0a2",
      "new_mode": 33261,
      "new_path": "openlane/user_proj_example/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "003bf4e3fb642266300fbff19fa64546f9cef842",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test2/la_test2.c",
      "new_id": "4825db7327c3778723a31119f8d5a5e192542da1",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test2/la_test2.c"
    },
    {
      "type": "modify",
      "old_id": "613bfa357bc5937865f874f1066e0b1154889448",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test2/la_test2_tb.v",
      "new_id": "3c4d79036e4bab32547d4392879c3548d6d3305f",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test2/la_test2_tb.v"
    },
    {
      "type": "modify",
      "old_id": "8fa97d235b8a9bfa44d51e6986b21c4f58c17c46",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0b03d4b89b4bfdc6d8d9eae73097a25174903894",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}