Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-007
/
slot-022
/
5330c799b8c72a8a2ee053fcf0200ff8cb517071
/
.
/
verilog
/
includes
/
includes.rtl.caravel_user_project
blob: 36aa5546143fcd197793cf8f3bd4ee35c9659424 [
file
] [
log
] [
blame
]
# Caravel user project includes
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
user_project_wrapper
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
gl
/
warpv_core
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
wb_interface
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
sky130_sram_1kbyte_1rw1r_32x256_8
.
v