| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /home/ali11-2000/efabless/mpw-waprv/openlane/warpv_core,warpv_core,22_08_22_12_01,flow completed,0h35m51s0ms,0h21m49s0ms,-2.0,0.54,-1,24.31,2820.45,-1,0,0,0,0,0,0,0,67,0,-1,-1,1099708,130744,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,896343124.0,0.0,64.02,49.21,43.27,17.43,-1,10822,14107,542,3796,0,0,0,12415,237,490,481,300,1587,467,198,4201,1718,1600,25,424,7276,0,7700,514032.2304,0.00856,0.00379,9.51e-05,0.0108,0.00485,1.54e-07,0.0124,0.00572,2.24e-07,17.01,16.0,62.5,15,AREA 0,5,50,1,153.6,153.18,0.25,0.3,sky130_fd_sc_hd,4,4 |