blob: d027ad6c38c2c2aa367fb90ae1cccfedcc3bacb7 [file] [log] [blame]
set ::env(DESIGN_NAME) "salsa20"
set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/src/salsa20.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) $::env(CLOCK_PORT)
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) {1}
set filename $::env(DESIGN_DIR)/$::env(PDK)_$::env(STD_CELL_LIBRARY)_config.tcl
if { [file exists $filename] == 1} {
source $filename
}