blob: 9983c0e082ce24aafd0a079b6828d3ffd1942ad2 [file] [log] [blame]
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO sram_wb_wrapper
CLASS BLOCK ;
FOREIGN sram_wb_wrapper ;
ORIGIN 0.000 0.000 ;
SIZE 400.000 BY 600.000 ;
PIN rst_n
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 58.050 596.000 58.330 600.000 ;
END
END rst_n
PIN sram_addr_a[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 329.840 4.000 330.440 ;
END
END sram_addr_a[0]
PIN sram_addr_a[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 23.840 400.000 24.440 ;
END
END sram_addr_a[1]
PIN sram_addr_a[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 170.750 596.000 171.030 600.000 ;
END
END sram_addr_a[2]
PIN sram_addr_a[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 469.240 4.000 469.840 ;
END
END sram_addr_a[3]
PIN sram_addr_a[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 278.840 400.000 279.440 ;
END
END sram_addr_a[4]
PIN sram_addr_a[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 37.440 4.000 38.040 ;
END
END sram_addr_a[5]
PIN sram_addr_a[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 225.490 596.000 225.770 600.000 ;
END
END sram_addr_a[6]
PIN sram_addr_a[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 350.240 4.000 350.840 ;
END
END sram_addr_a[7]
PIN sram_addr_b[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 173.440 4.000 174.040 ;
END
END sram_addr_b[0]
PIN sram_addr_b[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 493.040 400.000 493.640 ;
END
END sram_addr_b[1]
PIN sram_addr_b[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 391.040 4.000 391.640 ;
END
END sram_addr_b[2]
PIN sram_addr_b[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 292.440 4.000 293.040 ;
END
END sram_addr_b[3]
PIN sram_addr_b[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 200.640 400.000 201.240 ;
END
END sram_addr_b[4]
PIN sram_addr_b[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 234.640 4.000 235.240 ;
END
END sram_addr_b[5]
PIN sram_addr_b[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 357.040 400.000 357.640 ;
END
END sram_addr_b[6]
PIN sram_addr_b[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 428.440 4.000 429.040 ;
END
END sram_addr_b[7]
PIN sram_csb_a
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 272.040 4.000 272.640 ;
END
END sram_csb_a
PIN sram_csb_b
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 334.970 596.000 335.250 600.000 ;
END
END sram_csb_b
PIN sram_din_b[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 44.240 400.000 44.840 ;
END
END sram_din_b[0]
PIN sram_din_b[10]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 180.240 400.000 180.840 ;
END
END sram_din_b[10]
PIN sram_din_b[11]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 374.040 400.000 374.640 ;
END
END sram_din_b[11]
PIN sram_din_b[12]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 550.840 400.000 551.440 ;
END
END sram_din_b[12]
PIN sram_din_b[13]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 564.440 4.000 565.040 ;
END
END sram_din_b[13]
PIN sram_din_b[14]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 312.840 4.000 313.440 ;
END
END sram_din_b[14]
PIN sram_din_b[15]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 260.910 596.000 261.190 600.000 ;
END
END sram_din_b[15]
PIN sram_din_b[16]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 202.950 0.000 203.230 4.000 ;
END
END sram_din_b[16]
PIN sram_din_b[17]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 373.610 596.000 373.890 600.000 ;
END
END sram_din_b[17]
PIN sram_din_b[18]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 571.240 400.000 571.840 ;
END
END sram_din_b[18]
PIN sram_din_b[19]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 109.570 0.000 109.850 4.000 ;
END
END sram_din_b[19]
PIN sram_din_b[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 54.830 0.000 55.110 4.000 ;
END
END sram_din_b[1]
PIN sram_din_b[20]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 95.240 4.000 95.840 ;
END
END sram_din_b[20]
PIN sram_din_b[21]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 591.640 400.000 592.240 ;
END
END sram_din_b[21]
PIN sram_din_b[22]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 318.870 596.000 319.150 600.000 ;
END
END sram_din_b[22]
PIN sram_din_b[23]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 122.440 400.000 123.040 ;
END
END sram_din_b[23]
PIN sram_din_b[24]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 370.390 0.000 370.670 4.000 ;
END
END sram_din_b[24]
PIN sram_din_b[25]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 316.240 400.000 316.840 ;
END
END sram_din_b[25]
PIN sram_din_b[26]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 258.440 400.000 259.040 ;
END
END sram_din_b[26]
PIN sram_din_b[27]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 77.370 596.000 77.650 600.000 ;
END
END sram_din_b[27]
PIN sram_din_b[28]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 96.690 596.000 96.970 600.000 ;
END
END sram_din_b[28]
PIN sram_din_b[29]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 472.640 400.000 473.240 ;
END
END sram_din_b[29]
PIN sram_din_b[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 78.240 4.000 78.840 ;
END
END sram_din_b[2]
PIN sram_din_b[30]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 128.890 0.000 129.170 4.000 ;
END
END sram_din_b[30]
PIN sram_din_b[31]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 513.440 400.000 514.040 ;
END
END sram_din_b[31]
PIN sram_din_b[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 102.040 400.000 102.640 ;
END
END sram_din_b[3]
PIN sram_din_b[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 186.850 596.000 187.130 600.000 ;
END
END sram_din_b[4]
PIN sram_din_b[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 370.640 4.000 371.240 ;
END
END sram_din_b[5]
PIN sram_din_b[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 38.730 596.000 39.010 600.000 ;
END
END sram_din_b[6]
PIN sram_din_b[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 112.790 596.000 113.070 600.000 ;
END
END sram_din_b[7]
PIN sram_din_b[8]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 530.440 400.000 531.040 ;
END
END sram_din_b[8]
PIN sram_din_b[9]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 81.640 400.000 82.240 ;
END
END sram_din_b[9]
PIN sram_mask_b[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 151.430 596.000 151.710 600.000 ;
END
END sram_mask_b[0]
PIN sram_mask_b[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 183.630 0.000 183.910 4.000 ;
END
END sram_mask_b[1]
PIN sram_mask_b[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 217.640 400.000 218.240 ;
END
END sram_mask_b[2]
PIN sram_mask_b[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 414.840 400.000 415.440 ;
END
END sram_mask_b[3]
PIN sram_web_b
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 251.640 4.000 252.240 ;
END
END sram_web_b
PIN vccd1
DIRECTION INPUT ;
USE POWER ;
PORT
LAYER met5 ;
RECT 5.520 26.490 394.220 28.090 ;
END
PORT
LAYER met5 ;
RECT 5.520 179.670 394.220 181.270 ;
END
PORT
LAYER met5 ;
RECT 5.520 332.850 394.220 334.450 ;
END
PORT
LAYER met5 ;
RECT 5.520 486.030 394.220 487.630 ;
END
PORT
LAYER met4 ;
RECT 21.040 10.640 22.640 587.760 ;
END
PORT
LAYER met4 ;
RECT 174.640 10.640 176.240 587.760 ;
END
PORT
LAYER met4 ;
RECT 328.240 10.640 329.840 587.760 ;
END
END vccd1
PIN vssd1
DIRECTION INPUT ;
USE GROUND ;
PORT
LAYER met5 ;
RECT 5.520 103.080 394.220 104.680 ;
END
PORT
LAYER met5 ;
RECT 5.520 256.260 394.220 257.860 ;
END
PORT
LAYER met5 ;
RECT 5.520 409.440 394.220 411.040 ;
END
PORT
LAYER met5 ;
RECT 5.520 562.620 394.220 564.220 ;
END
PORT
LAYER met4 ;
RECT 97.840 10.640 99.440 587.760 ;
END
PORT
LAYER met4 ;
RECT 251.440 10.640 253.040 587.760 ;
END
END vssd1
PIN wb_ack_o
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 206.170 596.000 206.450 600.000 ;
END
END wb_ack_o
PIN wb_adr_i[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 3.310 596.000 3.590 600.000 ;
END
END wb_adr_i[0]
PIN wb_adr_i[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 386.490 0.000 386.770 4.000 ;
END
END wb_adr_i[1]
PIN wb_adr_i[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 57.840 4.000 58.440 ;
END
END wb_adr_i[2]
PIN wb_adr_i[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 312.430 0.000 312.710 4.000 ;
END
END wb_adr_i[3]
PIN wb_adr_i[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 35.510 0.000 35.790 4.000 ;
END
END wb_adr_i[4]
PIN wb_adr_i[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 148.210 0.000 148.490 4.000 ;
END
END wb_adr_i[5]
PIN wb_adr_i[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 61.240 400.000 61.840 ;
END
END wb_adr_i[6]
PIN wb_adr_i[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 17.040 4.000 17.640 ;
END
END wb_adr_i[7]
PIN wb_clk_i
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 238.040 400.000 238.640 ;
END
END wb_clk_i
PIN wb_cyc_i
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 351.070 0.000 351.350 4.000 ;
END
END wb_cyc_i
PIN wb_dat_i[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 408.040 4.000 408.640 ;
END
END wb_dat_i[0]
PIN wb_dat_i[10]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 139.440 400.000 140.040 ;
END
END wb_dat_i[10]
PIN wb_dat_i[11]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 115.640 4.000 116.240 ;
END
END wb_dat_i[11]
PIN wb_dat_i[12]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 295.840 400.000 296.440 ;
END
END wb_dat_i[12]
PIN wb_dat_i[13]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 435.240 400.000 435.840 ;
END
END wb_dat_i[13]
PIN wb_dat_i[14]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 3.440 400.000 4.040 ;
END
END wb_dat_i[14]
PIN wb_dat_i[15]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 452.240 400.000 452.840 ;
END
END wb_dat_i[15]
PIN wb_dat_i[16]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 238.370 0.000 238.650 4.000 ;
END
END wb_dat_i[16]
PIN wb_dat_i[17]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 506.640 4.000 507.240 ;
END
END wb_dat_i[17]
PIN wb_dat_i[18]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 214.240 4.000 214.840 ;
END
END wb_dat_i[18]
PIN wb_dat_i[19]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 0.090 0.000 0.370 4.000 ;
END
END wb_dat_i[19]
PIN wb_dat_i[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 296.330 0.000 296.610 4.000 ;
END
END wb_dat_i[1]
PIN wb_dat_i[20]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 584.840 4.000 585.440 ;
END
END wb_dat_i[20]
PIN wb_dat_i[21]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 132.110 596.000 132.390 600.000 ;
END
END wb_dat_i[21]
PIN wb_dat_i[22]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 136.040 4.000 136.640 ;
END
END wb_dat_i[22]
PIN wb_dat_i[23]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 486.240 4.000 486.840 ;
END
END wb_dat_i[23]
PIN wb_dat_i[24]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 74.150 0.000 74.430 4.000 ;
END
END wb_dat_i[24]
PIN wb_dat_i[25]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 16.190 0.000 16.470 4.000 ;
END
END wb_dat_i[25]
PIN wb_dat_i[26]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 354.290 596.000 354.570 600.000 ;
END
END wb_dat_i[26]
PIN wb_dat_i[27]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 244.810 596.000 245.090 600.000 ;
END
END wb_dat_i[27]
PIN wb_dat_i[28]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 222.270 0.000 222.550 4.000 ;
END
END wb_dat_i[28]
PIN wb_dat_i[29]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 392.930 596.000 393.210 600.000 ;
END
END wb_dat_i[29]
PIN wb_dat_i[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 159.840 400.000 160.440 ;
END
END wb_dat_i[2]
PIN wb_dat_i[30]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 527.040 4.000 527.640 ;
END
END wb_dat_i[30]
PIN wb_dat_i[31]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 193.840 4.000 194.440 ;
END
END wb_dat_i[31]
PIN wb_dat_i[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 90.250 0.000 90.530 4.000 ;
END
END wb_dat_i[3]
PIN wb_dat_i[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 164.310 0.000 164.590 4.000 ;
END
END wb_dat_i[4]
PIN wb_dat_i[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 257.690 0.000 257.970 4.000 ;
END
END wb_dat_i[5]
PIN wb_dat_i[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 394.440 400.000 395.040 ;
END
END wb_dat_i[6]
PIN wb_dat_i[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 277.010 0.000 277.290 4.000 ;
END
END wb_dat_i[7]
PIN wb_dat_i[8]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 299.550 596.000 299.830 600.000 ;
END
END wb_dat_i[8]
PIN wb_dat_i[9]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 280.230 596.000 280.510 600.000 ;
END
END wb_dat_i[9]
PIN wb_sel_i[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 547.440 4.000 548.040 ;
END
END wb_sel_i[0]
PIN wb_sel_i[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 22.630 596.000 22.910 600.000 ;
END
END wb_sel_i[1]
PIN wb_sel_i[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 331.750 0.000 332.030 4.000 ;
END
END wb_sel_i[2]
PIN wb_sel_i[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 156.440 4.000 157.040 ;
END
END wb_sel_i[3]
PIN wb_stb_i
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 448.840 4.000 449.440 ;
END
END wb_stb_i
PIN wb_we_i
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 396.000 336.640 400.000 337.240 ;
END
END wb_we_i
OBS
LAYER li1 ;
RECT 5.520 10.795 394.220 587.605 ;
LAYER met1 ;
RECT 0.070 9.220 394.220 587.760 ;
LAYER met2 ;
RECT 0.100 595.720 3.030 596.770 ;
RECT 3.870 595.720 22.350 596.770 ;
RECT 23.190 595.720 38.450 596.770 ;
RECT 39.290 595.720 57.770 596.770 ;
RECT 58.610 595.720 77.090 596.770 ;
RECT 77.930 595.720 96.410 596.770 ;
RECT 97.250 595.720 112.510 596.770 ;
RECT 113.350 595.720 131.830 596.770 ;
RECT 132.670 595.720 151.150 596.770 ;
RECT 151.990 595.720 170.470 596.770 ;
RECT 171.310 595.720 186.570 596.770 ;
RECT 187.410 595.720 205.890 596.770 ;
RECT 206.730 595.720 225.210 596.770 ;
RECT 226.050 595.720 244.530 596.770 ;
RECT 245.370 595.720 260.630 596.770 ;
RECT 261.470 595.720 279.950 596.770 ;
RECT 280.790 595.720 299.270 596.770 ;
RECT 300.110 595.720 318.590 596.770 ;
RECT 319.430 595.720 334.690 596.770 ;
RECT 335.530 595.720 354.010 596.770 ;
RECT 354.850 595.720 373.330 596.770 ;
RECT 374.170 595.720 392.650 596.770 ;
RECT 0.100 4.280 393.200 595.720 ;
RECT 0.650 3.555 15.910 4.280 ;
RECT 16.750 3.555 35.230 4.280 ;
RECT 36.070 3.555 54.550 4.280 ;
RECT 55.390 3.555 73.870 4.280 ;
RECT 74.710 3.555 89.970 4.280 ;
RECT 90.810 3.555 109.290 4.280 ;
RECT 110.130 3.555 128.610 4.280 ;
RECT 129.450 3.555 147.930 4.280 ;
RECT 148.770 3.555 164.030 4.280 ;
RECT 164.870 3.555 183.350 4.280 ;
RECT 184.190 3.555 202.670 4.280 ;
RECT 203.510 3.555 221.990 4.280 ;
RECT 222.830 3.555 238.090 4.280 ;
RECT 238.930 3.555 257.410 4.280 ;
RECT 258.250 3.555 276.730 4.280 ;
RECT 277.570 3.555 296.050 4.280 ;
RECT 296.890 3.555 312.150 4.280 ;
RECT 312.990 3.555 331.470 4.280 ;
RECT 332.310 3.555 350.790 4.280 ;
RECT 351.630 3.555 370.110 4.280 ;
RECT 370.950 3.555 386.210 4.280 ;
RECT 387.050 3.555 393.200 4.280 ;
LAYER met3 ;
RECT 4.000 591.240 395.600 592.105 ;
RECT 4.000 585.840 396.000 591.240 ;
RECT 4.400 584.440 396.000 585.840 ;
RECT 4.000 572.240 396.000 584.440 ;
RECT 4.000 570.840 395.600 572.240 ;
RECT 4.000 565.440 396.000 570.840 ;
RECT 4.400 564.040 396.000 565.440 ;
RECT 4.000 551.840 396.000 564.040 ;
RECT 4.000 550.440 395.600 551.840 ;
RECT 4.000 548.440 396.000 550.440 ;
RECT 4.400 547.040 396.000 548.440 ;
RECT 4.000 531.440 396.000 547.040 ;
RECT 4.000 530.040 395.600 531.440 ;
RECT 4.000 528.040 396.000 530.040 ;
RECT 4.400 526.640 396.000 528.040 ;
RECT 4.000 514.440 396.000 526.640 ;
RECT 4.000 513.040 395.600 514.440 ;
RECT 4.000 507.640 396.000 513.040 ;
RECT 4.400 506.240 396.000 507.640 ;
RECT 4.000 494.040 396.000 506.240 ;
RECT 4.000 492.640 395.600 494.040 ;
RECT 4.000 487.240 396.000 492.640 ;
RECT 4.400 485.840 396.000 487.240 ;
RECT 4.000 473.640 396.000 485.840 ;
RECT 4.000 472.240 395.600 473.640 ;
RECT 4.000 470.240 396.000 472.240 ;
RECT 4.400 468.840 396.000 470.240 ;
RECT 4.000 453.240 396.000 468.840 ;
RECT 4.000 451.840 395.600 453.240 ;
RECT 4.000 449.840 396.000 451.840 ;
RECT 4.400 448.440 396.000 449.840 ;
RECT 4.000 436.240 396.000 448.440 ;
RECT 4.000 434.840 395.600 436.240 ;
RECT 4.000 429.440 396.000 434.840 ;
RECT 4.400 428.040 396.000 429.440 ;
RECT 4.000 415.840 396.000 428.040 ;
RECT 4.000 414.440 395.600 415.840 ;
RECT 4.000 409.040 396.000 414.440 ;
RECT 4.400 407.640 396.000 409.040 ;
RECT 4.000 395.440 396.000 407.640 ;
RECT 4.000 394.040 395.600 395.440 ;
RECT 4.000 392.040 396.000 394.040 ;
RECT 4.400 390.640 396.000 392.040 ;
RECT 4.000 375.040 396.000 390.640 ;
RECT 4.000 373.640 395.600 375.040 ;
RECT 4.000 371.640 396.000 373.640 ;
RECT 4.400 370.240 396.000 371.640 ;
RECT 4.000 358.040 396.000 370.240 ;
RECT 4.000 356.640 395.600 358.040 ;
RECT 4.000 351.240 396.000 356.640 ;
RECT 4.400 349.840 396.000 351.240 ;
RECT 4.000 337.640 396.000 349.840 ;
RECT 4.000 336.240 395.600 337.640 ;
RECT 4.000 330.840 396.000 336.240 ;
RECT 4.400 329.440 396.000 330.840 ;
RECT 4.000 317.240 396.000 329.440 ;
RECT 4.000 315.840 395.600 317.240 ;
RECT 4.000 313.840 396.000 315.840 ;
RECT 4.400 312.440 396.000 313.840 ;
RECT 4.000 296.840 396.000 312.440 ;
RECT 4.000 295.440 395.600 296.840 ;
RECT 4.000 293.440 396.000 295.440 ;
RECT 4.400 292.040 396.000 293.440 ;
RECT 4.000 279.840 396.000 292.040 ;
RECT 4.000 278.440 395.600 279.840 ;
RECT 4.000 273.040 396.000 278.440 ;
RECT 4.400 271.640 396.000 273.040 ;
RECT 4.000 259.440 396.000 271.640 ;
RECT 4.000 258.040 395.600 259.440 ;
RECT 4.000 252.640 396.000 258.040 ;
RECT 4.400 251.240 396.000 252.640 ;
RECT 4.000 239.040 396.000 251.240 ;
RECT 4.000 237.640 395.600 239.040 ;
RECT 4.000 235.640 396.000 237.640 ;
RECT 4.400 234.240 396.000 235.640 ;
RECT 4.000 218.640 396.000 234.240 ;
RECT 4.000 217.240 395.600 218.640 ;
RECT 4.000 215.240 396.000 217.240 ;
RECT 4.400 213.840 396.000 215.240 ;
RECT 4.000 201.640 396.000 213.840 ;
RECT 4.000 200.240 395.600 201.640 ;
RECT 4.000 194.840 396.000 200.240 ;
RECT 4.400 193.440 396.000 194.840 ;
RECT 4.000 181.240 396.000 193.440 ;
RECT 4.000 179.840 395.600 181.240 ;
RECT 4.000 174.440 396.000 179.840 ;
RECT 4.400 173.040 396.000 174.440 ;
RECT 4.000 160.840 396.000 173.040 ;
RECT 4.000 159.440 395.600 160.840 ;
RECT 4.000 157.440 396.000 159.440 ;
RECT 4.400 156.040 396.000 157.440 ;
RECT 4.000 140.440 396.000 156.040 ;
RECT 4.000 139.040 395.600 140.440 ;
RECT 4.000 137.040 396.000 139.040 ;
RECT 4.400 135.640 396.000 137.040 ;
RECT 4.000 123.440 396.000 135.640 ;
RECT 4.000 122.040 395.600 123.440 ;
RECT 4.000 116.640 396.000 122.040 ;
RECT 4.400 115.240 396.000 116.640 ;
RECT 4.000 103.040 396.000 115.240 ;
RECT 4.000 101.640 395.600 103.040 ;
RECT 4.000 96.240 396.000 101.640 ;
RECT 4.400 94.840 396.000 96.240 ;
RECT 4.000 82.640 396.000 94.840 ;
RECT 4.000 81.240 395.600 82.640 ;
RECT 4.000 79.240 396.000 81.240 ;
RECT 4.400 77.840 396.000 79.240 ;
RECT 4.000 62.240 396.000 77.840 ;
RECT 4.000 60.840 395.600 62.240 ;
RECT 4.000 58.840 396.000 60.840 ;
RECT 4.400 57.440 396.000 58.840 ;
RECT 4.000 45.240 396.000 57.440 ;
RECT 4.000 43.840 395.600 45.240 ;
RECT 4.000 38.440 396.000 43.840 ;
RECT 4.400 37.040 396.000 38.440 ;
RECT 4.000 24.840 396.000 37.040 ;
RECT 4.000 23.440 395.600 24.840 ;
RECT 4.000 18.040 396.000 23.440 ;
RECT 4.400 16.640 396.000 18.040 ;
RECT 4.000 4.440 396.000 16.640 ;
RECT 4.000 3.575 395.600 4.440 ;
END
END sram_wb_wrapper
END LIBRARY