Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-005
/
slot-032
/
f0f7f38767e21e27ba85908195f2283673ac5482
/
.
/
verilog
/
rtl
/
unit_test
/
cover
/
model
/
design.ys
blob: f3f87df7d82b12eb7827d2153fb4565cebae5802 [
file
] [
log
] [
blame
]
# running in cover/src/
read
-
formal hyperram
.
v
prep
-
top hyperram
hierarchy
-
simcheck
write_json
../
model
/
design
.
json
write_rtlil
../
model
/
design
.
il
