| ,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY |
| 0,/local/home/roman/projects/opencircuitdesign/shuttle5/caravel_mpw/openlane/user_proj,user_proj,user_proj,flow_completed,0h44m19s,-1,92521.86172375278,0.992306016,27756.55851712583,30.66,1595.51,27543,0,-1,-1,-1,-1,0,0,-1,0,0,-1,1848121,269015,-2.52,-3.54,-1,-1.01,-1,-97.66,-181.59,-1,-42.01,-1,1414897002.0,12.27,55.34,51.65,30.8,20.39,-1,20734,43319,1795,24207,0,0,0,24348,0,0,0,0,0,0,0,4,5273,5441,56,720,13575,0,14295,90.9090909090909,11,10,AREA 0,4,30,1,153.6,153.18,0.35,0.3,sky130_fd_sc_hd,4,4 |
