Basic Testbench with Shell script added
diff --git a/verilog/dv/wb_bfm_test/README.md b/verilog/dv/wb_bfm_test/README.md
new file mode 100644
index 0000000..11b29c8
--- /dev/null
+++ b/verilog/dv/wb_bfm_test/README.md
@@ -0,0 +1,43 @@
+## Testbench for verification of digital logic
+
+The design files reside in `GPS_Baseband/verilog/rtl/gps_engine` and are listed below.
+
+1. `accumulator.v` - 20 bit accumulator
+2. `adc2to3bit.v` - Two to three bit mapping of the input data
+3. `clk_gen_gps_new.v` - Module containing NCO for Carrier Generation and code clock generation
+4. `codectrllogic.v`- Topmost module for generation of three versions of Goldcodes (Early,Late,Prompt)
+5. `codegen.v` - Goldcode instantiation module
+6. `goldcode.v`- Goldcode generation module based on the Satellite ID
+7. `gps_multichannel.v` - Topmost Module containing 8 single channels and address decoding
+8. `gps_single_channel.v` - Single channel module containing all module instantiations and Wishbone Interface
+9. `signmag_twocomp_vv.v` - Sign Magnitude to Two's complement Conversion
+10. `signmul.v` - 3 bit Sign Magnitude Number multiplier
+11. `thresh_control.v` - Threshold check block to generate Carrier change pulse to invoke Doppler
+12. `threshold.v` - Threshold check block to check whether the satellite is acquired or not
+13. `track_intganddump.v` - Gold code multiplication with Integrate and dumping of 6 signals(3 - i and 3 - q)
+14. `wb_interface.v` - Wishbone Interface containing Registers and flag declarations
+
+Further explanation on the operation given in.
+
+## Requirements
+
+The testbench given here requires two programs.
+
+1. [Icarus Iverilog](https://github.com/steveicarus/iverilog) - Please take a look at iverilog's github repository (link given above) for installation instructions.
+
+2. [GTKWave Analyser](http://gtkwave.sourceforge.net/) - GTKWave can be installed easily on Ubuntu using `apt`, the package manager.
+
+```
+sudo apt-get install gtkwave
+```
+
+Once these programs are installed, you can open your terminal in this folder (`/verilog/dv/wb_bfm_test`) and run the following commands.
+
+```
+chmod +x verify.sh
+./verify.sh
+```
+
+In the window opened by GTKWave, please click on `gps_engine_tb` that appears on the left pane.
+It will list internal instantiations. Go through the hierarchy and select any signal which you want to view and click insert which will be present at the bottom.
+
diff --git a/verilog/dv/wb_bfm_test/gps_rffe_data/input.txt b/verilog/dv/wb_bfm_test/input.txt
similarity index 100%
rename from verilog/dv/wb_bfm_test/gps_rffe_data/input.txt
rename to verilog/dv/wb_bfm_test/input.txt
diff --git a/verilog/dv/wb_bfm_test/verify.sh b/verilog/dv/wb_bfm_test/verify.sh
new file mode 100644
index 0000000..21a7cc8
--- /dev/null
+++ b/verilog/dv/wb_bfm_test/verify.sh
@@ -0,0 +1,8 @@
+# Designs in ../rtl folder
+# Testbench in this folder
+# Requires iverilog and gtkwave as binary executables.
+
+iverilog -o gps_engine_test.vvp ../../rtl/gps_engine/accumulator.v ../../rtl/gps_engine/adc2to3bit.v ../../rtl/gps_engine/clk_gen_gps_new.v ../../rtl/gps_engine/codectrllogic.v ../../rtl/gps_engine/codegen.v ../../rtl/gps_engine/goldcode.v ../../rtl/gps_engine/gps_multichannel.v ../../rtl/gps_engine/gps_single_channel.v ../../rtl/gps_engine/signmag_twocomp_vv.v ../../rtl/gps_engine/signmul.v ../../rtl/gps_engine/thresh_control.v ../../rtl/gps_engine/threshold.v ../../rtl/gps_engine/track_intganddump.v ../../rtl/gps_engine/wb_interface.v gps_engine_tb.v wb_master_model.v
+vvp gps_engine_test.vvp
+gtkwave gps_test.vcd
+
