Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-039
/
8b24e1c803e50474128b434cbc9387ce7f25cd6f
commit
8b24e1c803e50474128b434cbc9387ce7f25cd6f
[
log
]
author
ataberk <olgunataberk@gmail.com>
Thu Dec 30 19:32:36 2021 +0300
committer
ataberk <olgunataberk@gmail.com>
Thu Dec 30 19:32:36 2021 +0300
tree
ba2c76da185d1eb055399401fd65d324490e72ae
parent
9bda4baa9590f0a8bf410041cb6496190f5b4aee
[
diff
]
add c0_system files
def/c0_system.def
[Added -
diff
]
gds/c0_system.gds
[Added -
diff
]
lef/c0_system.lef
[Added -
diff
]
mag/c0_system.mag
[Added -
diff
]
maglef/c0_system.mag
[Added -
diff
]
signoff/c0_system_macro/OPENLANE_VERSION
[Added -
diff
]
signoff/c0_system_macro/PDK_SOURCES
[Added -
diff
]
signoff/c0_system_macro/final_summary_report.csv
[Added -
diff
]
spi/lvs/c0_system.spice
[Added -
diff
]
verilog/c0_rtl/UART_GFA.v
[
diff
]
verilog/c0_rtl/UART_alici.v
[
diff
]
verilog/c0_rtl/UART_verici.v
[
diff
]
verilog/c0_rtl/adres_tekleyici.v
[
diff
]
verilog/c0_rtl/aritmetik_mantik_birimi.v
[
diff
]
verilog/c0_rtl/axil_interconnect.v
[
diff
]
verilog/c0_rtl/axil_slave_gfa.v
[
diff
]
verilog/c0_rtl/baslangic_bellegi.v
[
diff
]
verilog/c0_rtl/bellek_islem_birimi.v
[
diff
]
verilog/c0_rtl/buyruk_bellegi_sram.v
[
diff
]
verilog/c0_rtl/c0_system.v
[
diff
]
verilog/c0_rtl/cekirdek.v
[
diff
]
verilog/c0_rtl/dallanma_birimi.v
[
diff
]
verilog/c0_rtl/denetim_durum_birimi.v
[
diff
]
verilog/c0_rtl/getir_coz.v
[
diff
]
verilog/c0_rtl/mikroislem.vh
[
diff
]
verilog/c0_rtl/old_user_project_wrapper.v
[Deleted -
diff
]
verilog/c0_rtl/on_taraf.v
[
diff
]
verilog/c0_rtl/sabitler.vh
[
diff
]
verilog/c0_rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v
[Deleted -
diff
]
verilog/c0_rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v
[
diff
]
verilog/c0_rtl/veri_bellegi_sram.v
[
diff
]
verilog/c0_rtl/yazmac_obegi.v
[
diff
]
verilog/c0_rtl/yazmac_oku_yurut.v
[
diff
]
verilog/c0_rtl/yazmac_yaz.v
[
diff
]
verilog/dv/test_c0/Makefile
[Added -
diff
]
verilog/dv/test_c0/c0_uart_prog_tb.v
[Added -
diff
]
verilog/dv/test_c0/test_c0.c
[Added -
diff
]
verilog/dv/test_c0/test_c0_tb.v
[Added -
diff
]
verilog/gl/c0_system.v
[Added -
diff
]
verilog/rtl/uprj_netlists.v
[
diff
]
40 files changed
tree: ba2c76da185d1eb055399401fd65d324490e72ae
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.