Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-017
/
5a5d9ee67e8fa1bacb1703f6783ff9ec35273f2c
commit
5a5d9ee67e8fa1bacb1703f6783ff9ec35273f2c
[
log
]
[
tgz
]
author
adithyasunil26 <adithyasunil26@gmail.com>
Fri Dec 31 03:45:39 2021 +0530
committer
adithyasunil26 <adithyasunil26@gmail.com>
Fri Dec 31 03:45:39 2021 +0530
tree
b9c414430e45e52115541386329145fac352aa38
parent
b0f0f4a50c61eb203515bedc03cc7472bce84818
[
diff
]
ver
verilog/rtl/cp.v
[Added -
diff
]
verilog/rtl/example_por.v
[Deleted -
diff
]
verilog/rtl/user_analog_proj_example.v
[
diff
]
3 files changed
tree: b9c414430e45e52115541386329145fac352aa38
.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitignore
info.yaml
LICENSE
Makefile
README.md
README.md
Testing Caravel