| # RRAM_4T1R |
| |
| [](https://opensource.org/licenses/Apache-2.0) [](https://github.com/lnis-uofu/testchip_4t1r/actions/workflows/user_project_ci.yml) [](https://github.com/lnis-uofu/testchip_4t1r/actions/workflows/caravan_build.yml) |
| |
| --- |
| |
| This repository contains test structure for RRAM based Multiplexers design. Please refere to following publications for detail. |
| |
| |
| [1] *X. Tang, E. Giacomin, G. De Micheli, P.-E. Gaillardon, "Circuit Designs of High-performance and Low-power RRAM-based Multiplexers based on 4T(ransistor)1R(RAM) Programming Structure," IEEE Transactions on Circuits and Systems - I, vol. 64, no. 5, pp. 1173-1186, May 2017. RANKED within the IEEE TCAS-I TOP POPULAR ARTICLES in May 2017.* [PDF](https://drive.google.com/open?id=0B6tUys1FD4ZLSTJ2VHF1ekFiSGc) |
| |
| [2] *X. Tang, G. De Micheli, P.-E. Gaillardon, "A High-performance FPGA Architecture Using One-Level RRAM-based Multiplexers," IEEE Transactions on Emerging Topics in Computing (TETC), vol. 5, no. 2, pp. 210-222, April-June 2017.* [PDF](https://drive.google.com/open?id=0B6tUys1FD4ZLckoxOHQ4OHZSVUE) |