general improvements for project startup
3 files changed
tree: 9f74145965d0ef44e0934f995ede8153f4d3b060
  1. .github/
  2. docs/
  3. gds/
  4. mag/
  5. netgen/
  6. openlane/
  7. verilog/
  8. xschem/
  9. .gitignore
  10. .gitmodules
  11. info.yaml
  12. LICENSE
  13. Makefile
  14. README.md
README.md

8-bit SAR-ADC with offset calibration

This is a mixed-mode project featuring a 8-bit SAR-ADC, with offset calibration. The logic section is synthesized using the openlane digital flow.

SAR

The adc is composed of a top-plate sampled CDAC, with a capacitor array of mimimum sized MIM caps.

The comparator is a single-stage regenerative comparator, with a MOM array for trimming ADC offset.

Layout

The layout is created using magic as a pcell generator and drc checker, while the connection of the design is done using klayout.

layout

Simulation

The simulation is carried out using ngspice using the mixed-mode xspice capabilities. The digital section is synthesized using yosys that can then be bridged to/from the analog section.

The Schematics are created using xschem, which also serves as the simulation framework. testbench

The SAR schematic: testbench

The simulation output can then be viewed in both analog and digital domain.

Digital waveforms displayed using GTKWave gtkwave

Analog waveforms displayed using Gnuplot in interactive mode. gtkwave