Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-035
/
80b76c7cd1aeec74a7d11d08a2221df18600e581
commit
80b76c7cd1aeec74a7d11d08a2221df18600e581
[
log
]
author
aghaalizeb-lm <agha.ali@lampromellon.com>
Mon Jun 07 17:32:04 2021 +0500
committer
aghaalizeb-lm <agha.ali@lampromellon.com>
Mon Jun 07 17:32:04 2021 +0500
tree
29805af7c14987089a68646233fb779151acec6b
parent
de5e4e11078391cc7efa567e19634b7dda1cb292
[
diff
]
logic analyzer write bug fixed
verilog/rtl/user_proj_example.sv
[
diff
]
1 file changed
tree: 29805af7c14987089a68646233fb779151acec6b
.github/
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.