Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
b76334ad0533b8cd4b05b4a5dc2348f4b261da93
commit
b76334ad0533b8cd4b05b4a5dc2348f4b261da93
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon May 17 19:17:59 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon May 17 19:17:59 2021 -0700
tree
f19897107816d57601bf4584a7f9d4006935798c
parent
da4b9cfb72fa2e044c64a6777ed8b9af138cc987
[
diff
]
Modified SRAM read logic
verilog/rtl/testchip/control_logic.v
[
diff
]
1 file changed
tree: f19897107816d57601bf4584a7f9d4006935798c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.