Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
66e1cb8f6dfc3b21d28c25adcb991e6cc29213f2
commit
66e1cb8f6dfc3b21d28c25adcb991e6cc29213f2
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 16:03:15 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 16:03:15 2021 -0700
tree
6f24dae98c80206b112ed4df4996f1198c653959
parent
78ec13740b868751b9b5e8b339210561efb5bfdb
[
diff
]
Writes to SRAM0 correctly
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: 6f24dae98c80206b112ed4df4996f1198c653959
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.