Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-001
/
slot-017
/
b1cde5bea593da2fd5dbc2433e6519f96d86dc48
/
.
/
OpenFPGA_task
/
micro_benchmark
/
and.v
blob: 876f1c6fe5df198fdaa959fd9612ad698808fde1 [
file
] [
log
] [
blame
]
`timescale 1ns / 1ps
module top(
a,
b,
c);
input wire a;
input wire b;
output wire c;
assign c = a & b;
endmodule