verilog/rtl/u21.v

module u21 (
    input [3:0] in,
    output out
);

wire a, b, c, d;
assign {a, b, c, d} = in;

wire x = (a&~b)^c^d;

assign out = x;

endmodule