venv/lib/python3.6/site-packages/pyverilog/ast_code_generator/template/wire.txt

wire {% if signed %}signed {% endif %}{% if width != '' %}{{ width }} {% endif %}{{ name }}{% if dimensions != '' %} {{ dimensions }}{% endif %};