blob: 7fa816d426a97aab1874293f8dc4c9393bd5dbcf [file]
[submodule "verilog/rtl/leorv-fpga"]
path = verilog/rtl/leorv-fpga
url = git@codeberg.org:mole99/leorv32-fpga.git