| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY | |
| /home/leo/Dokumente/workspace-sky-mpw-8/caravel_user_project/openlane/user_project_wrapper,user_project_wrapper,22_12_23_09_17,flow completed,0h55m5s0ms,0h8m8s0ms,349.6653175591532,10.2784,174.8326587795766,0.25,8296.07,1797,0,0,0,0,0,0,-1,-1,0,-1,-1,1599306,36792,0.0,-1,0.0,0.0,-1.71,0.0,-1,0.0,0.0,-39.36,1237673875.0,0.0,6.06,5.34,2.33,1.78,-1,2472,4942,194,2611,0,0,0,2790,55,78,86,72,648,117,15,687,908,390,11,5928,102246,0,108174,10173980.1536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,31.71,31.5357931251971,30,AREA 0,10,50,1,180,180,0.55,0.3,sky130_fd_sc_hd,4 |