Searching in verilog/rtl/fpga