Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-008/slot-006/d1966acd236bd76621fd208754cd2ef3c45ba33a/./verilog/rtl
tree: 84144bb074d76a089c9683badc227680e00ad6af
  1. fpga/
  2. usb_cdc
  3. verilog-uart
  4. 0001-usb_cdc-fix-make-targets.patch
  5. defines.v
  6. uprj_netlists.v
  7. usb2uart.v
  8. user_defines.v
  9. user_proj_example.v
  10. user_project_wrapper.v