Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-006
/
889dfb08c510e7b3454c4a196a6f7467142ebd0f
/
.
/
verilog
/
rtl
tree: 90c46a79c4686c90bb1c319ca47c42070bc9f702 [
path history
]
[
tgz
]
fpga/
usb_cdc
verilog-uart
0001-fix-make-targets.patch
defines.v
test_uart.v
uprj_netlists.v
user_defines.v
user_proj_example.v
user_project_wrapper.v