Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-007
/
slot-040
/
d0aaeb4c9b651e26901def3a4b0a933a9b3e5ea1
/
.
/
verilog
/
includes
/
includes.rtl.caravel_user_project
blob: 29e120f87cc7fc0519224f0cba7d255bb52376a6 [
file
] [
log
] [
blame
]
# Caravel user project includes
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
user_project_wrapper
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
top
.
pickled
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
tile_clb
.
pickled
.
reduced
.
v