Add missing file verilog/gl/top.v.gz
1 file changed
tree: 7dffee7b5fa9fe423e751e2d6517725521fb7274
- .github/
- def/
- docs/
- gds/
- lef/
- mag/
- maglef/
- openlane/
- signoff/
- spi/
- verilog/
- .gitignore
- LICENSE
- Makefile
- README.md
README.md
ORDER PRGA Tapeout
This repository is a branch of the caravel_user_project repository, modified for the tapeout of a 512-LUT4 FPGA generated using PRGA.
The project is a test project, forked from the MPW5 PRGA project.
A 512-LUT4 FPGA generated using PRGA (Princeton Reconfigurable Gate Array)
- An 8x8 array of CLBs, each containing 8 LUT4s and 8 DFFs and a local programmable crossbar for intra-CLB routing
- 24-track routing channel with L1 tracks
- Capable of implementing 16 out of 30 ISCAS'89 circuits
Design
We used a three level hierarchical design:
- 1x Caravel user project wrapper
