| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY | |
| /mnt/r/work/Rift2Go_2310_Sky130_MPW7/openlane/user_proj_example,rift2Wrap,22_11_23_20_49,flow completed,28h39m27s0ms,3h49m50s0ms,-4.761904761904762,8.820358988,-1,21.42,27857.66,-1,0,0,0,0,0,0,0,-1,0,-1,-1,18987198,1937381,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,16097705072.0,0.0,47.55,63.35,13.51,47.33,-1,189180,427069,20536,258118,0,0,0,201435,6799,1576,3179,10993,34516,10828,4002,41181,24499,24488,82,2378,124459,0,126837,8720761.4016,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,50.0,20.0,50,AREA 0,5,21,1.2,153.6,153.18,0.22,0.3,sky130_fd_sc_hd,4 |