Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-006
/
slot-033
/
ec3fafa27c73ae458acffaf57f655936aa9bf310
commit
ec3fafa27c73ae458acffaf57f655936aa9bf310
[
log
]
[
tgz
]
author
manarabdelaty <manarabdelatty@aucegypt.edu>
Thu Sep 02 19:30:49 2021 +0200
committer
manarabdelaty <manarabdelatty@aucegypt.edu>
Thu Sep 02 19:30:49 2021 +0200
tree
e9390c840f6382a2875f7812420bfe63f87a689f
parent
1dc1983ed01f7f744461719642af5e3915d0c82d
[
diff
]
Update Makefile to work with EF style
verilog/dv/mprj_por/Makefile
[
diff
]
1 file changed
tree: e9390c840f6382a2875f7812420bfe63f87a689f
.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel Analog User
:exclamation: Important Note
Please fill in your project documentation in this README.md file
:warning:
Use this sample project for analog user projects.
Refer to
README
for this sample project documentation.