verilog/rtl/Art/Art_top.v

(* blackbox *)
module Art (
`ifdef USE_POWER_PINS
		inout vccd1,	// User area 1 1.8V supply
		inout vssd1//,	// User area 1 digital ground
`endif
		//output wire dumyPin
	);
	
endmodule