Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-006
/
slot-032
/
8100c3eeee0447a6da520d5c92c907f310947cd4
/
.
/
verilog
/
rtl
/
Art
/
Art_top.v
blob: df37c318710841ed787233eb07cbb104527f949c [
file
] [
log
] [
blame
]
(*
blackbox
*)
module
Art
(
`ifdef USE_POWER_PINS
inout vccd1, // User area 1 1.8V supply
inout vssd1, // User area 1 digital ground
`
endif
output wire dumyPin
);
endmodule