mpw_precheck/logs/spdx_compliance_report.log

/root/pwm__resubmission_from_mpw-5_/Makefile
/root/pwm__resubmission_from_mpw-5_/docs/Makefile
/root/pwm__resubmission_from_mpw-5_/docs/environment.yml
/root/pwm__resubmission_from_mpw-5_/docs/source/conf.py
/root/pwm__resubmission_from_mpw-5_/docs/source/index.rst
/root/pwm__resubmission_from_mpw-5_/docs/source/quickstart.rst
/root/pwm__resubmission_from_mpw-5_/openlane/pwm/base.sdc
/root/pwm__resubmission_from_mpw-5_/openlane/pwm/config.tcl
/root/pwm__resubmission_from_mpw-5_/openlane/user_project_wrapper/base.sdc
/root/pwm__resubmission_from_mpw-5_/openlane/user_project_wrapper/config.json
/root/pwm__resubmission_from_mpw-5_/openlane/user_project_wrapper/config.tcl
/root/pwm__resubmission_from_mpw-5_/sdc/pwm_top.sdc
/root/pwm__resubmission_from_mpw-5_/sdc/user_project_wrapper.sdc
/root/pwm__resubmission_from_mpw-5_/sdf/pwm_top.sdf
/root/pwm__resubmission_from_mpw-5_/sdf/user_project_wrapper.sdf
/root/pwm__resubmission_from_mpw-5_/spef/pwm_top.spef
/root/pwm__resubmission_from_mpw-5_/spef/user_project_wrapper.spef
/root/pwm__resubmission_from_mpw-5_/verilog/dv/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/register_map.h
/root/pwm__resubmission_from_mpw-5_/verilog/dv/io_ports/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/io_ports/io_ports.c
/root/pwm__resubmission_from_mpw-5_/verilog/dv/io_ports/io_ports_tb.v
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test1/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test1/la_test1.c
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test1/la_test1_tb.v
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test2/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test2/la_test2.c
/root/pwm__resubmission_from_mpw-5_/verilog/dv/la_test2/la_test2_tb.v
/root/pwm__resubmission_from_mpw-5_/verilog/dv/mprj_stimulus/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/pwm__resubmission_from_mpw-5_/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/pwm__resubmission_from_mpw-5_/verilog/dv/wb_port/Makefile
/root/pwm__resubmission_from_mpw-5_/verilog/dv/wb_port/wb_port.c
/root/pwm__resubmission_from_mpw-5_/verilog/dv/wb_port/wb_port_tb.v
/root/pwm__resubmission_from_mpw-5_/verilog/includes/includes.gl+sdf.caravel_user_project
/root/pwm__resubmission_from_mpw-5_/verilog/includes/includes.gl.caravel_user_project
/root/pwm__resubmission_from_mpw-5_/verilog/includes/includes.rtl.caravel_user_project
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm_blink_mode.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm_find_smaller.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm_heartbeat_mode.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm_standard_mode.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/pwm_top.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/uprj_netlists.v
/root/pwm__resubmission_from_mpw-5_/verilog/rtl/user_project_wrapper.v