| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,1h26m37s0ms,0h12m46s0ms,-5.555555555555555,10.2784,-1,0.03,25474.23,-1,0,0,0,0,0,0,-1,38,-1,-1,-1,447910,16525,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,294842065.0,0.0,1.4,1.23,0.5,0.33,-1,227,1164,43,980,0,0,0,223,0,0,2,2,81,0,0,34,140,42,6,3864,127584,0,131448,21.0,47.61904761904762,20,AREA 1,5,18,1,180,180,0.18,0.3,sky130_fd_sc_hd,6,3 |