mpw_precheck/logs/spdx_compliance_report.log

/root/openram_test_design/Makefile
/root/openram_test_design/docs/Makefile
/root/openram_test_design/docs/environment.yml
/root/openram_test_design/docs/source/conf.py
/root/openram_test_design/docs/source/index.rst
/root/openram_test_design/docs/source/quickstart.rst
/root/openram_test_design/openlane/user_project_wrapper/base.sdc
/root/openram_test_design/openlane/user_project_wrapper/config.json
/root/openram_test_design/openlane/user_project_wrapper/config.tcl
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/config.tcl
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/runtime.yaml
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/logs/signoff/37-user_project_wrapper.gds.json
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/manufacturability.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/12-cts_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/cts/14-cts_rsz_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/floorplan/3-initial_fp_core_area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/floorplan/3-initial_fp_die_area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/8-gpl_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/placement/9-pl_rsz_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/16-rt_rsz_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/routing/19-grt_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/29-rcx_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/30-rcx_mca_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/33-xor.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/signoff/antenna.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/1-synthesis.AREA 1.chk.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/1-synthesis.AREA 1.stat.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/1-synthesis_dff.stat
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/1-synthesis_pre.stat
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.area.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.clock_skew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.max.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.min.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.power.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.slew.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.tns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.wns.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-syn_sta.worst_slack.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-synthesis.AREA 1.chk.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-synthesis.AREA 1.stat.rpt
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-synthesis_dff.stat
/root/openram_test_design/openlane/user_project_wrapper/runs/user_project_wrapper/reports/synthesis/2-synthesis_pre.stat
/root/openram_test_design/sdc/user_project_wrapper.sdc
/root/openram_test_design/sdf/user_project_wrapper.sdf
/root/openram_test_design/spef/user_project_wrapper.spef
/root/openram_test_design/verilog/dv/Makefile
/root/openram_test_design/verilog/dv/register_map.h
/root/openram_test_design/verilog/dv/io_ports/Makefile
/root/openram_test_design/verilog/dv/io_ports/io_ports.c
/root/openram_test_design/verilog/dv/io_ports/io_ports_tb.v
/root/openram_test_design/verilog/dv/la_test1/Makefile
/root/openram_test_design/verilog/dv/la_test1/la_test1.c
/root/openram_test_design/verilog/dv/la_test1/la_test1_tb.v
/root/openram_test_design/verilog/dv/la_test2/Makefile
/root/openram_test_design/verilog/dv/la_test2/la_test2.c
/root/openram_test_design/verilog/dv/la_test2/la_test2_tb.v
/root/openram_test_design/verilog/dv/mprj_stimulus/Makefile
/root/openram_test_design/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/openram_test_design/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/openram_test_design/verilog/dv/wb_port/Makefile
/root/openram_test_design/verilog/dv/wb_port/wb_port.c
/root/openram_test_design/verilog/dv/wb_port/wb_port_tb.v
/root/openram_test_design/verilog/includes/includes.gl+sdf.caravel_user_project
/root/openram_test_design/verilog/includes/includes.gl.caravel_user_project
/root/openram_test_design/verilog/includes/includes.rtl.caravel_user_project
/root/openram_test_design/verilog/rtl/uprj_netlists.v
/root/openram_test_design/verilog/rtl/user_project_wrapper.v