mpw_precheck/logs/spdx_compliance_report.log

/root/hack_soc_-_mpw-6/Makefile
/root/hack_soc_-_mpw-6/docs/Makefile
/root/hack_soc_-_mpw-6/docs/environment.yml
/root/hack_soc_-_mpw-6/docs/source/conf.py
/root/hack_soc_-_mpw-6/docs/source/index.rst
/root/hack_soc_-_mpw-6/docs/source/quickstart.rst
/root/hack_soc_-_mpw-6/my_timing_tests/CUSTOM_caravel_timing_typ.tcl
/root/hack_soc_-_mpw-6/openlane/user_project_wrapper/config.json
/root/hack_soc_-_mpw-6/openlane/user_project_wrapper/config.tcl
/root/hack_soc_-_mpw-6/sdc/user_project_wrapper.sdc
/root/hack_soc_-_mpw-6/sdf/user_project_wrapper.sdf
/root/hack_soc_-_mpw-6/spef/DFFRF_2R1W.spef
/root/hack_soc_-_mpw-6/spef/user_project_wrapper.spef
/root/hack_soc_-_mpw-6/spef/wrapped_hack_soc_dffram.spef
/root/hack_soc_-_mpw-6/verilog/dv/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/io_ports/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/io_ports/io_ports.c
/root/hack_soc_-_mpw-6/verilog/dv/io_ports/io_ports_tb.v
/root/hack_soc_-_mpw-6/verilog/dv/la_test1/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/la_test1/la_test1.c
/root/hack_soc_-_mpw-6/verilog/dv/la_test1/la_test1_tb.v
/root/hack_soc_-_mpw-6/verilog/dv/la_test2/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/la_test2/la_test2.c
/root/hack_soc_-_mpw-6/verilog/dv/la_test2/la_test2_tb.v
/root/hack_soc_-_mpw-6/verilog/dv/mprj_stimulus/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/hack_soc_-_mpw-6/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/hack_soc_-_mpw-6/verilog/dv/wb_port/Makefile
/root/hack_soc_-_mpw-6/verilog/dv/wb_port/wb_port.c
/root/hack_soc_-_mpw-6/verilog/dv/wb_port/wb_port_tb.v
/root/hack_soc_-_mpw-6/verilog/includes/includes.gl+sdf.caravel_user_project
/root/hack_soc_-_mpw-6/verilog/includes/includes.gl.caravel_user_project
/root/hack_soc_-_mpw-6/verilog/includes/includes.rtl.caravel_user_project
/root/hack_soc_-_mpw-6/verilog/rtl/uprj_netlists.v
/root/hack_soc_-_mpw-6/verilog/rtl/user_project_wrapper.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/wrapped_hack_soc_dffram.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/DFFRF_2R1W.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/boot_logo.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/dmux8way.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/hack_alu.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/hack_clock.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/hack_cpu.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/hack_soc.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/pc.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/register.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/rom_stream_loader.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/spi_sram_encoder.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/spi_video_ram_2.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/video_signal_generator_640x480.v
/root/hack_soc_-_mpw-6/verilog/rtl/wrapped_hack_soc/hack_soc/vram_write_fifo.v