| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /scratch/mpw6/caravel_user_project/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,1h41m30s0ms,0h27m0s0ms,-2.0,10.2784,-1,12.56,21728.45,-1,0,0,0,0,0,0,0,3574,0,-1,-1,8316908,648660,0.0,-2.66,0.0,0.0,-1,0.0,-2.66,0.0,0.0,-1,6540267198.0,0.0,30.53,33.1,13.4,24.3,1.11,68615,314109,11756,256554,0,0,0,72830,2735,11,1690,2420,13029,3473,1059,16612,10042,10500,25,3314,82197,0,85511,10176240.2304,0.0248,0.0136,0.000498,0.0315,0.0175,7.72e-07,0.0362,0.0207,1.23e-06,7.17,21.0,47.61904761904762,20,DELAY 4,10,50,1,180,180,0.25,0.2,sky130_fd_sc_hd,6,0 |