Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-005 / slot-036 / refs/heads/main
commiteb36129c4953a2ffc37043bed68104fef6904a48[log] [tgz]
authorJeff DiCorpo <jeffdi@efabless.com>Sat Apr 30 22:52:48 2022 -0700
committerJeff DiCorpo <jeffdi@efabless.com>Sat Apr 30 22:52:48 2022 -0700
treeae2e3d4663f6455f88a28ac0a78fb3b0795b1a15
parent63707093d5fc606e8151e288d32070134f043aa7 [diff]
final gds oasis
90 files changed
tree: ae2e3d4663f6455f88a28ac0a78fb3b0795b1a15
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. mpw_precheck/
  9. openlane/
  10. sdc/
  11. sdf/
  12. signoff/
  13. spef/
  14. spi/
  15. tapeout/
  16. verilog/
  17. caravel
  18. .gitignore
  19. LICENSE
  20. Makefile
  21. README.md
README.md

UETRV-ECORE

UETRV-ECORE is a RISC-V based SoC integrating 3-stage pipelined core with multiple peripherals for embedded applications. Currently, the core implements RV32I ISA based on User-level ISA Version 2.0 and Privileged Architecture Version 1.11 supporting machine mode only. The core does not have any structural hazards, while data hazards are resolved using forwarding and stalling. Following is the status of current implementation:

  • Machine level interrupts has been added, including the support for vectored interrupts.
  • External interrupts are supported using bits 16 and above of MIP & MIE CSRs as provisioned by Privileged Architecture Version 1.11.
  • Data hazards are resolved using forwarding, while Load-Use hazard leads to one cycle stall.
  • Memory and peripherals are integrated through Wishbone Interconnect.
  • The SoC has on-chip pre-initialized boot memory with a simple boot loader.
  • The system boots from external flash using SPI interface.
  • A motor control module, capable of controlling dc-servo motor with encoder feedback.

Block Diagram

The verilog rtl used in this repo is generated from Scala source which is available in a separate repository here. Further details bout the peripheral memory map, bootloader, example programs, testbenches etc. are also provided in that repo.