| ,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY |
| 0,/home/andrew/mpw/caravel_user_project/openlane/4ft4,top_4ft4,4ft4,flow completed,0h46m31s0ms,0h28m37s0ms,95233.71733830767,0.663210486425,23808.42933457692,25.59,3772.44,15790,0,0,0,0,0,0,0,20,0,0,-1,1331811,178260,0.0,0.0,-1,-0.24,0.0,0.0,0.0,-1,-0.24,0.0,967446485.0,0.0,57.41,58.37,26.27,35.77,-1,5860,9609,568,4288,0,0,0,8213,48,5,58,82,801,31,5,3283,2915,2894,28,586,8997,0,9583,100.0,10.0,10,AREA 0,5,25,1,153.6,153.18,0.27,0.3,sky130_fd_sc_hd,4,4 |
