Added Non-pipeline delay of 4 clock cycles to every read cycle
Refer to README for this sample project documentation.