Docs
diff --git a/Images/PLL.png b/Images/PLL.png new file mode 100644 index 0000000..52a8b19 --- /dev/null +++ b/Images/PLL.png Binary files differ
diff --git a/Images/div.png b/Images/div.png new file mode 100644 index 0000000..b2ca851 --- /dev/null +++ b/Images/div.png Binary files differ
diff --git a/Images/pfd.png b/Images/pfd.png new file mode 100644 index 0000000..a73a049 --- /dev/null +++ b/Images/pfd.png Binary files differ
diff --git a/Images/ro_cbank_var_post.png b/Images/ro_cbank_var_post.png new file mode 100644 index 0000000..47ec277 --- /dev/null +++ b/Images/ro_cbank_var_post.png Binary files differ
diff --git a/README.md b/README.md index d7d53a3..0641fb6 100644 --- a/README.md +++ b/README.md
@@ -1,18 +1,21 @@ -# Caravel Analog User +## 2.87 GHz Microwave Generator -[](https://opensource.org/licenses/Apache-2.0) [](https://github.com/efabless/caravel_user_project_analog/actions/workflows/user_project_ci.yml) [](https://github.com/efabless/caravel_user_project_analog/actions/workflows/caravan_build.yml) +This project contains a 2.87 GHz fractional-N frequency synthesizer based microwave generator in skywater 130nm technology. This frequency synthersizer makes use of a phase locked loop to produce the output frequency. The PLL consists of a phase detector, charge pump, loop filter, varactor based 3 stage voltage controlled oscillator and multi-modulus divider. ---- - -| :exclamation: Important Note | -|-----------------------------------------| - -## Please fill in your project documentation in this README.md file +## Project implementation +The figure below shows the block diagram for the 2.87 GHz fractional-N sythesizer implemented in skywater 130nm tecnology. + -:warning: | Use this sample project for analog user projects. -:---: | :--- +### Simulation results +To validate our circuit, we have tested it in 180 nm technology and the results for the same are shown in the figure below. +#### Phase Frequency Detector + +#### Voltage controlled Oscillator + +#### Fractional-N divider + +### Sources +This repository mainly contains all the required building blocks for the implementation of the PLL(gds/mag/netlists). We have the complete fractional-N PLL loop, individual blocks - PFD, fresctional-N divider, VCO, charge pump and loop filter. In addition to these we have combinations of phase dectector - divider and VCO - divider. ---- - -Refer to [README](docs/source/index.rst) for this sample project documentation. +### DOCUMENTATION UNDER DEVELOPMENT
