commit 29eb1129ac6ffa9954c549671170c8b27f5d198c
author adithyasunil26 <adithyasunil26@gmail.com> Fri Jan 14 08:07:56 2022 +0530
committer adithyasunil26 <adithyasunil26@gmail.com> Fri Jan 14 08:07:56 2022 +0530
tree 59da1b285fc682dc12f620999bdf1134db1d3418
parent 1d231e853a5a19c2f7781378b3093a6e90e9869c

Docs

Images/PLL.png

diff --git a/Images/PLL.png b/Images/PLL.png
new file mode 100644
index 0000000..52a8b19
--- /dev/null
+++ b/Images/PLL.png
Binary files differ

Images/div.png

diff --git a/Images/div.png b/Images/div.png
new file mode 100644
index 0000000..b2ca851
--- /dev/null
+++ b/Images/div.png
Binary files differ

Images/pfd.png

diff --git a/Images/pfd.png b/Images/pfd.png
new file mode 100644
index 0000000..a73a049
--- /dev/null
+++ b/Images/pfd.png
Binary files differ

Images/ro_cbank_var_post.png

diff --git a/Images/ro_cbank_var_post.png b/Images/ro_cbank_var_post.png
new file mode 100644
index 0000000..47ec277
--- /dev/null
+++ b/Images/ro_cbank_var_post.png
Binary files differ

README.md

diff --git a/README.md b/README.md
index d7d53a3..0641fb6 100644
--- a/README.md
+++ b/README.md
@@ -1,18 +1,21 @@
-# Caravel Analog User
+## 2.87 GHz Microwave Generator
 
-[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) [![CI](https://github.com/efabless/caravel_user_project_analog/actions/workflows/user_project_ci.yml/badge.svg)](https://github.com/efabless/caravel_user_project_analog/actions/workflows/user_project_ci.yml) [![Caravan Build](https://github.com/efabless/caravel_user_project_analog/actions/workflows/caravan_build.yml/badge.svg)](https://github.com/efabless/caravel_user_project_analog/actions/workflows/caravan_build.yml)
+This project contains a 2.87 GHz fractional-N frequency synthesizer based microwave generator in skywater 130nm technology. This frequency synthersizer makes use of a phase locked loop to produce the output frequency. The PLL consists of a phase detector, charge pump, loop filter, varactor based 3 stage voltage controlled oscillator and multi-modulus divider.
 
----
-
-| :exclamation: Important Note            |
-|-----------------------------------------|
-
-## Please fill in your project documentation in this README.md file 
+## Project implementation
+The figure below shows the block diagram for the 2.87 GHz fractional-N sythesizer implemented in skywater 130nm tecnology.  
+![PLL loop](Images/PLL.png "Fractional -N synthesiszer PLL")
 
 
-:warning: | Use this sample project for analog user projects. 
-:---: | :---
+### Simulation results
+To validate our circuit, we have tested it in 180 nm technology and the results for the same are shown in the figure below.
+#### Phase Frequency Detector
+![](Images/pfd.png)
+#### Voltage controlled Oscillator
+![](Images/ro_cbank_var_post.png)
+#### Fractional-N divider
+![](Images/div.png)
+### Sources
+This repository mainly contains all the required building blocks for the implementation of the PLL(gds/mag/netlists). We have the complete fractional-N PLL loop, individual blocks - PFD, fresctional-N divider, VCO, charge pump and loop filter. In addition to these we have combinations of phase dectector - divider and VCO - divider.  
 
----
-
-Refer to [README](docs/source/index.rst) for this sample project documentation. 
+### DOCUMENTATION UNDER DEVELOPMENT